



- [Home](#)
- [EDA/EDA Tools](#)
- [FPGAs/CPLDs/PLDs](#)
- [Intellectual Property](#)
- [ESL Design](#)
- [Special Topics/Feature Articles](#)
- [Vendor Directory](#)
- [About SOCcentral](#)
- [News](#)
- [Major RSS New Feeds](#)
- [Blog Roll](#)
- [Articles Online](#)
- [Tutorials, Whitepapers, etc.](#)
- [Webcasts](#)
- [Online Resources](#)
- [Software](#)
- [Tech Books](#)
- [Conferences/Seminars](#)

You are at: **The item(s) you requested.**

Monday, June 07, 2010

EdXact to Enhance Interactive Debugging Capabilities, Hierarchical File Handling and Improved Selectivity Features IN Its Post-Layout Analysis Tools



May 20, 2010 -- **EdXact** will showcase the latest tool enhancements of its parasitics reduction and analysis tools at the Design Automation Conference, June 14 to 16, in Anaheim, Calif. Among the highlights of the tool releases 5.0 of Jivaro and 3.2 of Comanche are hierarchical file handling, additional features to drive the selectivity options, and integrations into different graphical user interfaces in order to facilitate interactive network debugging facilities.

Version 5.0 of edXact's netlist-reduction tool features the ability to group parasitics by property in order to remodel them selectively. The feature is useful for all downstream tools requiring preservation of structure and details on interconnections. Current customers used this feature for the analysis of voltage drop, electromigration, electrostatic discharge and other simulations. Version 5.0 also features major enhancements on EdXact's PathFinder algorithm, an important selectivity feature to accelerate simulation time.

Jivaro is a netlist-reduction software platform that enables designers to remodel back-annotated design data in a way that allows to substantially speeding up post-layout simulations suffering from an accrued amount of parasitics. The software is compatible with all extraction and simulation tools available today.

Major innovation of Comanche, a parasitics analysis tool, is the possibility to interactively debug parasitics-related problems based on a graphical layout view in Cadence's Virtuoso design environment, or in SpringSoft's Laker design environment. Comanche 3.2 benefits also from a new toolbox which generates helpful statistics on a net-per-net basis and allows to compare two different extracted netlists.

Comanche, dedicated to problems related to interconnect has been boosted by an order of magnitude for very large nets. The tool reads netlists in standard formats (DSPF, SPEF) and analyzes extremely quickly and accurately parasitic networks. A typical application of Comanche is the determination of the compliance with ESD design rules. Comanche can be run in batch mode for large post-layout verification runs. It can also be used in interactive mode. For interactive mode, tight integrations into major design environments have been developed.

To schedule a meeting with EdXact, email sales@edxact.com or call 33 476 668 980.

Go to the EdXact website to find additional information.

[Please click here to let us know if the above link is broken!](#)

E-mail EdXact for more information.

Read more about [EdXact](#) on SOCcentral.com

Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, parasitics, parasitic extraction, EdXact, DAC2010, 191/31373 5/20/2010 342 27

Designer's Mall

0.359375

[Go back](#)

[Back to Top](#)

Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054

Search site for:

[Go](#) [Search Tips](#)

Subscribe to SOCcentral's **SOC Explorer Newsletter** and receive news, article, whitepaper, and product updates bi-weekly.

[Subscribe](#)

Exec Viewpoint
Imagining Verification Success



Rajiv Kumar
VP of Engineering
Real Intent, Inc.

Tech Viewpoint
"Useful" Skew-Based Optimization



Alpesh Kothari
ATopTech, Inc.

Odd Parity
When Business Travel Becomes Travail



Mike Donlin
The Write Solution
[Odd Parity Archive](#)

SOCcentral Job Search

- | | |
|-----------------------------------|-------------------------------------|
| SOC Design | Analog Design |
| ASIC Design | Mixed-Signal Design |
| ASIC Verification | DFT |
| FPGA Design | DFM |
| CPLD Design | IC Packaging |
| PCB Design | VHDL |
| DSP Design | Verilog |
| RTOS Development | SystemC |
| Digital Design | SystemVerilog |

Post a Job Only \$30 for 30 days

Designer's Kiosk
[Whitepapers & App Notes](#)

[Live and Archived Webcasts](#)

Special Topics/Feature Articles

- New 3D Integrated Circuits** **New**
- [Design for Manufacturing](#)
 - [Design for Test](#)
 - [ESL Design](#)
 - [Floorplanning & Layout](#)
 - [Formal Verification](#)
 - [Logic & Physical Synthesis](#)
 - [On-Chip Interconnect](#)
 - [Low-Power Design](#)
 - [Reconfigurable Computing](#)
 - [Selecting & Integrating IP](#)
 - [Signal Integrity](#)

SystemC
SystemVerilog
New Timing Analysis & Closure **New**
Transaction Level Modeling (TLM)
Verilog
VHDL

[About SOCentral.com](#)
[Sponsorship/Advertising Information](#)

[The Home Port](#) [EDA/EDA Tools](#) [FPGAs/PLDs/CPLDs](#) [Intellectual Property](#) [Electronic System Level Design](#) [Special Topics/Feature Articles](#) [Vendor & Organization Directory](#)
[News](#) [Major RSS Feeds](#) [Articles Online](#) [Tutorials, White Papers, etc.](#) [Webcasts](#) [Online Resources](#) [Software](#) [Tech Books](#) [Conferences & Seminars](#) [About SOCentral.com](#)

Copyright 2003-2010 Tech Pro Communications 1209 Colts Circle Lawrenceville, NJ 08648 Phone: 609-477-6308 Skype: john_miklosz
1 0.40625