

EdXact Releases Electromigration-Aware Version of Jivaro and Production-Proven Version of Comanche



July 15, 2009 -- **EdXact** today announced that it will release versions 4.3 of its flagship simulation acceleration software Jivaro and version 3.1 of its parasitic rule checking analyzer Comanche at the Design Automation Conference, July 26-31. edXact also will showcase the new path finder feature as a major upgrade of the upcoming Jivaro 5.0 generation of its netlist reduction tools.

Major innovations of Jivaro 4.3 include compatibility with EM-analysis tools, extended support for RC subnets modelling large power nets and substrate, and improved support of highly hierarchical netlists. With the path finder feature, next Jivaro 5.0 tools will enable easier optimization of post-layout verification flow.

New features of Comanche 3.1 include availability of an application programmable interface (API), faster calculation of effective resistance, visualization of the most resistive part of a path allowing users to pinpoint problems with the interconnections very quickly.

Both edXact's tools are tightly integrated into the Open Access based Cadence Virtuoso environment.

Jivaro: What's New?

"Electromigration is becoming a major design problem due to increased current densities related to IC down-scaling," said Mathias Silvant, edXact's President and CEO. "In order to provide reliable electromigration-robust IC layout we have implemented a Jivaro reduction compliant with EM-analysis tools. Jivaro is now able to adjust differentiated parasitic reduction handling to vias and different metal layers."

Jivaro 4.3 tools have been substantially improved to support RC subnets of large power nets and substrate and highly hierarchical netlists in order to let users address multi-billion-parasitics netlists.

Tightly integrated into the Cadence Virtuoso 6.x environment, Jivaro 4.3 supports Open Access.

Jivaro: What's Next?

EdXact will furthermore preview upcoming Jivaro path finder major feature to accelerate simulation time. The Jivaro path finder algorithm lets users select a complete path from source to target, including nets and components, and apply to that path a reduction rate that can be different from the rest of the circuit enabling easy optimization of post-layout verification flow.

Comanche 3.1: What's Up?

Edxact will also introduce a production-proven version of Comanche, its parasitic rule checking analyzer.

Four major Comanche advances are showcased at DAC:

- Availability of an application programming interface (API) that allows programming and integrating Comanche in automated mixed-signal and digital flows using scripting languages like TCL, Perl, Python
- Major performance improvements for netlists with more than multi-million parasitic device.
- User-friendly visualization of most resistive path detection in order to choose source-to-target path analysis
- Integration into the Cadence Virtuoso environment with support the Open Access based versions 6.x

Jivaro 4.3, preview Jivaro 5.0 and Comanche 3.1 will be demonstrated in DAC Booth # 3765.

Go to the [EdXact website](#) to find additional information.

E-mail [EdXact](#) for more information.

Read more about [EdXact](#) on SOCcentral.com

Keywords: EdXact, ASICs, ASIC design, simulation acceleration, parasitics, parasitic extraction, EDA tools, DAC2009,

191/29252 7/15/2009 78 6

Designer's Marketplace

[The Smallest 32-bit Processor Core](#)

Less than 0.1 mm² in 65-nm technology. Yet it performs at 750 DMIPS. Move up from 8- and 16-bit microcontrollers to Tensilica's Diamond Standard 106Micro controllers, and get all the benefits of 32-bit programmability.

[Refactoring Image Processing Algorithms for FPGA Acceleration](#)

This online seminar-style presentation will teach C based techniques including coarse grained logic compilation and iterative, automated pipelining. These methods result in increased performance and throughput for advanced image processing applications.

[Go back](#)

[Back to Top](#)

Search site for:

[Go](#) [Search Tips](#)

Subscribe to SOCcentral's SOC Explorer Newsletter and receive news, article, whitepaper, and product updates bi-weekly.

[Subscribe](#)

Exec Viewpoint DAC in San Francisco: Hope to See You There!



Andrew Kahng
General Chair
46th DAC

Exec Viewpoint Emulation Finds Its Role



General Manager
EVE-USA

Odd Parity Let's Go On with the Show!



Mike Donlin
The Write Solution
[Odd Parity Archive](#)

Power-Aware Design of Complex SoCs

This **August 18 live webcast**, moderated by John Miklosz, Editor-in-Chief of SOCcentral.com, will examine the methodologies and tools available for power-aware SoC design—from the initial analysis and estimation of a design's power consumption, to the implementation and trade-offs in power-reduction approaches, to the final verification and sign-off that a design has achieved the designer's low-power intent—within the framework of the Common Power Format (CPF).

The presentations will look at techniques such as clock gating, voltage islands, power gating, dynamic frequency scaling (DFS), dynamic voltage scaling (DVS), and adaptive voltage scaling, and the increasing role that on-chip interconnect solutions for communicating between independent clock and voltage domains play in reducing power consumption.

Sponsored by **Cadence** and **Sonics**.

[Register now!](#)

Special Topics/Feature Articles


[Design for Manufacturing](#)
[Design for Test](#)
[ESL Design](#)
[Floorplanning & Layout](#)
[Formal Verification](#)
[HW/SW Co-Design & Co-Verification](#)
[Logic & Physical Synthesis](#)
[On-Chip Interconnect](#)
[Low-Power Design](#)



Find IP you need

SOCcentral makes it easy by providing listings for nearly 400 IP vendors and an interface to the **ChipEstimate** IP search engine.

[Search for IP Now!](#)



Copyright 2002 - 2004 Tech Pro
Communications, P.O. Box 1801, Merrimack, NH
03054

Reconfigurable Computing
Signal Integrity
SystemC
SystemVerilog
Transaction Level Modeling (TLM)
Verilog
VHDL

SOCcentral Job Search

SOC Design	Analog Design
ASIC Design	Mixed-Signal Design
ASIC Verification	DFT
FPGA/CPLD Design	VHDL
PCB Design	Verilog
DSP Design	SystemC
Digital Design	SystemVerilog

Post a Job Only \$30 for
30 days

SOCcentral.com focuses its news coverage on SoC/ EDA/ ASIC /FPGA/ IP technology, products, and standards. Because this doesn't keep you up-to-date on *everything* that might be important to you individually, we've made it easy to quickly check the RSS news feeds from major industry sources. Just go to:

[SOCcentral RSS News Feeds](#)



Share your ideas.
Ask a question.
Provide an answer.

Participate in an
SOCcentral Forum

[About SOCcentral.com](#)

[Sponsorship/Advertising Information](#)

© SOCcentral

[The Home Port](#) [EDA/EDA Tools](#) [FPGAs/PLDs/CPLDs & Structured ASICs](#) [Intellectual Property](#) [Electronic System Level Design](#) [Special Topics/Feature Articles](#) [Vendor & Organization Directory](#)
[News](#) [Major RSS Feeds](#) [Articles Online](#) [Tutorials, White Papers, etc.](#) [Webcasts](#) [Online Resources](#) [Software](#) [Tech Books](#) [Conferences & Seminars](#) [About SOCcentral.com](#)

Copyright 2003-2009 Tech Pro Communications 1209 Colts Circle Lawrenceville, NJ 08648 Phone: 609-477-6308 Skype: john_miklosz

1 Execution time: less than 1 second(s)