edXact Releases Electromigration-Aware Version of Jivaro and Production-Proven Version of Comanche

Printer friendly
E-Mail Item URL

July 15, 2009 -- **EdXact** today announced that it will release versions 4.3 of its flagship simulation acceleration software Jivaro and version 3.1 of its parasitic rule checking analyzer Comanche at the Design Automation Conference, July 26-31. edXact also will showcase the new path finder feature as a major upgrade of the upcoming Jivaro 5.0 generation of its netlist reduction tools.

Major innovations of Jivaro 4.3 include compatibility with EM-analysis tools, extended support for RC subnets modelling large power nets and substrate, and improved support of highly hierarchical netlists. With the path finder feature, next Jivaro 5.0 tools will enable easier optimization of post-layout verification flow.

New features of Comanche 3.1 include availability of an application programmable interface (API), faster calculation of effective resistance, visualization of the most resistive part of a path allowing users to pinpoint problems with the interconnections very quickly.

Both edXact's tools are tightly integrated into the Open Access based Cadence Virtuoso environment.

Jivaro: What's New?

"Electromigration is becoming a major design problem due to increased current densities related to IC down-scaling," said Mathias Silvant, edXact's President and CEO. "In order to provide reliable electromigration-robust IC layout we have implemented a Jivaro reduction compliant with EM-analysis tools. Jivaro is now able to adjust differentiated parasitic reduction handling to vias and different metal layers."

Jivaro 4.3 tools have been substantially improved to support RC subnets of large power nets and substrate and highly hierarchical netlists in order to let users address multi-billion-parasitics netlists.

Tightly integrated into the Cadence Virtuoso 6.x environment, Jivaro 4.3 supports Open Access.

Jivaro: What's Next?

EdXact will furthermore preview upcoming Jivaro path finder major feature to accelerate simulation time. The Jivaro path finder algorithm lets users select a complete path from source to target, including nets and components, and apply to that path a reduction rate that can be different from the rest of the circuit enabling easy optimization of post-layout verification flow.

Comanche 3.1: What's Up?

Edxact will also introduce a production-proven version of Comanche, its parasitic rule checking analyzer.

Four major Comanche advances are showcased at DAC:

- Availability of an application programming interface (API) that allows programming and integrating Comanche in automated mixed-signal and digital flows using scripting languages like TCL, Perl, Python
- Major performance improvements for netlists with more than multi-million parasitic device.
- User-friendly visualization of most resistive path detection in order to choose source-to-target path analysis
- Integration into the Cadence Virtuoso environment with support the Open Access based versions 6.x

Jivaro 4.3, preview Jivaro 5.0 and Comanche 3.1 will be demonstrated in DAC Booth # 3765.

Go to the EdXact website to find additional information.

E-mail EdXact for more information.

Read more about
EdXact
on SOCcentral.com

Keywords: EdXact, ASICs, ASIC design, simulation acceleration, parasitics, parasitic extraction, EDA tools, DAC2009,
191/29252 7/15/2009 78 6

Go back

Back to Top

Special Topics/Feature Articles

Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
HW/SW Co-Design & Co-Verification
Logic & Physical Synthesis
On-Chip Interconnect
Low-Power Design

Reconfigurable Computing
Signal Integrity
SystemC
SystemVerilog
Transaction Level Modeling (TLM)
Verilog
VHDL

1 Execution time: less than 1 second(s)