



[Home](#) [EDA/ EDA Tools](#) [FPGAs/ PLDs/ CPLDs & Structured ASICs](#) [Intellectual Property](#) [ESL Design](#) [Special Topics/ Feature Articles](#) [Vendor/ Organization Directory](#)

[News](#) [Major RSS News Feeds](#) [Articles Online](#) [Tutorials, White Papers, etc.](#) [Webcasts](#) [Online Resources](#) [Software](#) [Tech Books](#) [Conferences & Seminars](#)

You are at: [The item\(s\) you requested.](#)

Tuesday, January 27, 2009

edXact Contributes to CILOE Cluster Dedicated to HPC and SaaS



January 26, 2009 -- **edXact SA** today announced that it is a major contributor in the joint development and business model project, dubbed CILOE, led by Minalogic to help small and mid-sized enterprises (SMEs) to develop massively parallel and optimized versions of their software on threaded processors and computing farms.

CILOE ("Calcul Intensif pour les Logiciels de CAO Electronique et les applications embarquees") translates to "High Performance Computation for EDA and embedded applications") aims at developing a complete computational infrastructure, including methodologies, software, and security mechanisms in order to facilitate SMEs access to this kind of technology. These tools are so compute-intensive that they require supercomputers, clusters and grids, which are out of range for SMEs mainly for financial reasons. Members of the cluster include two major French companies (BULL, CS-SI), three SMEs (edXact, Infiniscale, Probayes) and several local research laboratories and universities, most importantly INRIA and CEA.

edXact's Jivaro and Comanche software tools handle large amounts of netlist data, RCLK parasitics, which need to be treated by compute intensive matrix operations. By using clustered versions of the tools on HPC infrastructure, regression tests will be done faster, thus reducing the time necessary for quality assurance before the release of a new software version.

CILOE will also help edXact to develop and deliver versions of its software tools that take advantage of parallel processing. edXact addresses this topic in partnership with BULL and several local universities and research institutions, who gained reputation for excellence in High Performance Computation. HPC versions of edXact's tools will be available at the end of the project.

"But HPC is only half of the content of this project," states Mathias Silvant, President and CEO of edXact. "The other half of it is to partner with a team that is capable of setting up a secured environment for an independent computing farm, which can be used in order to offer Software as a Service (SaaS), especially for small and mid-sized companies."

The prototypes of the tools of the CILOE partners will run on the Hewlett Packard cluster for Minalogic.

The project started in September 2008 with duration of three years. The consortium is investing more than 6 Million Euros into CILOE, partially financed by European funds (FEDER). is one of the most contributing partners accounting for about 30% of the investment.

Go to the [EdXact website](#) to find additional information.

[Please click here to let us know if the above link is broken!](#)

E-mail [EdXact](#) for more information.

Read more about [EdXact](#) on SOCcentral.com

Keywords: edXact, microprocessors, MPUs, multithreading, multi-threading,

191/27888 1/26/2009 24 2

Designer's Marketplace

Add High Fidelity Audio to Your SOC

Use the audio engine found in more cellular phones than any other audio core. See why major companies have picked Tensilica's HiFi 2 Audio Engine to add high-fidelity 24-bit sound to their portable devices.

[Go back](#)

[Back to Top](#)

Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054

Search site for:

Go [Search Tips](#)

Subscribe to **SOCcentral's SOC Explorer Newsletter** and receive news, article, whitepaper, and product updates bi-weekly.

[Subscribe](#)

Exec Viewpoint
FPGA-to-ASIC
Conversion



Mark Goode
President & CEO
VIASIC, Inc.

Odd Parity
Do You Fear
What I Fear?



Mike Donlin
The Write Solution
[Odd Parity Archive](#)

The most widely licensed audio core
HiFi 2

- Lowest power
- Library of over 50 audio SW codecs
- Total "drop-in" solution



Find IP you need
SOCcentral makes it easy by providing listings for nearly 400 IP vendors and an interface to the **ChipEstimate** IP search engine.

[Search for IP Now!](#)

Special Topics/Feature Articles

- Design for Manufacturing
- Design for Test
- ESL Design
- Floorplanning & Layout
- Formal Verification
- HW/SW Co-Design & Co-Verification
- Logic & Physical Synthesis
- On-Chip Interconnect
- Power Analysis, Optimization & Low-Power Design
- Reconfigurable Computing
- Signal Integrity
- SystemC
- SystemVerilog
- Transaction Level Modeling (TLM)
- Verilog
- VHDL

SOCcentral.com focuses its news coverage on SoC/ EDA/ ASIC /FPGA/ IP technology, products, and standards. Because this doesn't keep you up-to-date on *everything* that might be important to you individually, we've made it easy to quickly check the RSS news feeds from major industry sources. Just go to:

[SOCcentral RSS News Feeds](#)



Share your ideas.
Ask a question.
Provide an answer.

Participate in an **SOCcentral Forum**

[SOCcentral Chat](#)

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA/CPLD Design
PCB Design

Analog Design
Mixed-Signal Design
DFT
VHDL
Verilog

	<p>DSP Design SystemC Digital Design SystemVerilog</p> <p>Post a Job Only \$30 for 30 days</p> <p>About SOCcentral.com Sponsorship/Advertising Information</p> <p>© SOCcentral</p>
<p>The Home Port EDA/EDA Tools FPGAs/PLDs/CPLDs & Structured ASICs Intellectual Property Electronic System Level Design Special Topics/Feature Articles Vendor & Organization Directory News Major RSS Feeds Articles Online Tutorials, White Papers, etc. Webcasts Online Resources Software Tech Books Conferences & Seminars About SOCcentral.com</p> <p>Copyright 2003-2008 Tech Pro Communications P.O. Box 148 Jamison, PA 18929 603-440-8137 1 Execution time: less than 1 second(s)</p>	