



[The Home Port](#) [EDA/EDA Tools](#) [FPGAs/PLDs/CPLDs & Structured ASICs](#) [Intellectual Property](#) [Electronic System Level Design](#) [Special Topics/Feature Articles](#)  
[News](#) [Articles Online](#) [Tutorials, White Papers, etc.](#) [Webcasts](#) [Online Resources](#) [Software](#) [Tech Books](#) [Conferences & Seminars](#) [Vendor & Organization Directory](#)  
**Category:** [News](#): [Latest News](#): **Monday, August 11, 2008**

## EdXact Joins Synopsis in-Sync Interoperability Program



July 18, 2008 -- **EdXact** has joined Synopsis' in-Sync interoperability program. The in-Sync program establishes relationships between Synopsis and other EDA vendors to enable customer flows to run as smoothly as possible. Through the in-Sync program, EdXact has access to Synopsis' timing analysis and fastSpice tools, as well as its parasitic extraction toolset, to establish and test a smooth interoperable design flow between Jivaro and Synopsis' products for the benefit of its mutual customers.

"We recognize that designers don't have the time to fix interoperability problems between software tools," said Karen Bartleson, Senior Director of Interoperability Programs at Synopsis. "in-Sync establishes relationships with EDA vendors in order to facilitate this interoperability."

"We are excited to be part of the in-Sync program," said Mathias Silvant, EdXact President. "This means that a number of customers who are demanding or using the proposed flows will benefit from our collaboration."

Go to the [EdXact website](#) to find additional information.

[Please click here to let us know if the above link is broken!](#)

E-mail [EdXact](#) for more information.

Read more about [EdXact](#) on SOCcentral.com

**Keywords:** ExXACT< Synopsis, ASIC design, EDA tools, timing analysis, circuit simulation, Spice, 191/26214 7/18/2008 93 15



### Designer's Marketplace

#### [Add High Fidelity Audio to Your SOC](#)

Use the audio engine found in more cellular phones than any other audio core. See why major companies have picked Tensilica's HF12 Audio Engine to add high-fidelity 24-bit sound to their portable devices.

#### [Use Impulse C to Accelerate FPGA-Embedded Processors](#)

Reduce development times by weeks or months using Impulse C to accelerate: MicroBlaze or PowerPC processors; Altera Nios II processors; FPGA-embedded Linux applications; and many others. Download ready-to-run examples for selected FPGA-based platforms.

[Go back](#)

[Back to Top](#)

Search for:

Site  Current Category

[Search Tips](#)

Subscribe to **SOCcentral's SOC Explorer Newsletter** and receive news, article, whitepaper, and product updates bi-weekly.

**Exec Viewpoint**  
Art Imitating Life:  
Hardware Development  
Imitating Software  
Development



Glenn Perry  
General Manager,  
ESL & Design Creation  
Mentor Graphics Corp.

**ESL Chat**  
What's the Role of  
Conferences and Trade  
Shows, Anyway?




Grant Martin  
Chief Scientist  
Tensilica, Inc.  
[ESL Chat Archive](#)

**Odd Parity**  
We Can't Go on  
Meeting Like This



Mike Donlin  
Senior Editor  
SOCcentral.com  
[Odd Parity Archive](#)



#### Find IP you need

SOCcentral makes it easy by providing listings for more than 300 IP vendors and interfaces to the **ChipEstimate** and **Denali** memory IP search engines.

[Search for IP Now!](#)



The **45th Design Automation Conference** is now history!. So make sure to visit our [After DAC](#) section to read about the product and technology developments that were the highlights of DAC 2008.



Share your ideas.  
Ask a question.  
Provide an answer.

Participate in an [SOCcentral Forum](#)

[SOCcentral Chat](#)

#### SOCcentral Job Search

SOC Design  
ASIC Design  
ASIC Verification  
FPGA/CPLD Design  
PCB Design  
DSP Design  
Digital Design

Analog Design  
Mixed-Signal Design  
DFT  
VHDL  
Verilog  
SystemC  
SystemVerilog

Only \$30 for 30 days

	<p><b>Special Topics/Feature Articles</b></p> <ul style="list-style-type: none"><li><a href="#">Design for Manufacturing</a></li><li><a href="#">Design for Test</a></li><li><a href="#">ESL Design</a></li><li><a href="#">Floorplanning &amp; Layout</a></li><li><a href="#">Formal Verification</a></li><li><a href="#">HW/SW Co-Design &amp; Co-Verification</a></li><li><a href="#">Logic &amp; Physical Synthesis</a></li><li><a href="#">On-Chip Interconnect</a></li><li><a href="#">Power Analysis &amp; Optimization</a></li><li><a href="#">Reconfigurable Computing</a></li><li><a href="#">Signal Integrity</a></li><li><a href="#">SystemC</a></li><li><a href="#">SystemVerilog</a></li><li><a href="#">Transaction Level Modeling (TLM)</a></li><li><a href="#">Verilog</a></li><li><a href="#">VHDL</a></li></ul> <p><b><a href="#">About SOCcentral.com</a></b></p> <p><b><a href="#">Sponsorship/Advertising Information</a></b></p> <p style="text-align: center;"><b>© SOCcentral</b></p>
<p style="text-align: center;"><a href="#">The Home Port</a> <a href="#">EDA/EDA Tools</a> <a href="#">FPGAs/PLDs/CPLDs &amp; Structured ASICs</a> <a href="#">Intellectual Property</a> <a href="#">Electronic System Level Design</a> <a href="#">Special Topics/Feature Articles</a> <a href="#">News</a> <a href="#">Articles Online</a> <a href="#">Tutorials, White Papers, etc.</a> <a href="#">Webcasts</a> <a href="#">Online Resources</a> <a href="#">Software</a> <a href="#">Tech Books</a> <a href="#">Conferences &amp; Seminars</a> <a href="#">Vendor &amp; Organization Directory</a> <a href="#">About SOCcentral.com</a></p>	

Copyright 2003-2008 Tech Pro Communications P.O. Box 148 Jamison, PA 18929 VoIP: 215-469-3771 Cell: 603-440-8137

**183.191 Execution time: less than 1 second(s)**