

# EDA Geek

[home](#) :: [contact](#) :: [embedded star](#) :: [fpga](#) :: [eda blog](#)

EDA Geek - electronic design automation, semiconductor, embedded system

[free journals](#) :: [jobs](#)
[Ads by Google](#)
[VHDL EDA](#)
[FPGA Conference](#)
[EDA Design](#)
[EDA Linux](#)
[EDA Software](#)

## ASIC Verification

Independent Verification Services to find more bugs faster  
www.nsysinc.com

## Serial Data Design

Comprehensive integrated tool set solve serial data design challenges  
www.tek.com

## Embedded Solution for OEM

Low-cost, ANSI C/C++ programmable Stand-alone boards + industrial I/O  
www.tern.com

## MicroC/OS-II Training

Register early and receive a free ARM Cortex-M3 evaluation board.  
www.feaser.com

## Embedded Consultants

Our Embedded Software Services help reduce time, costs, and risk.  
www.embedded-access.com

## Embedded Star

Blog and directory of [white papers](#), [downloads](#), [articles](#), and [vendors](#)

## EDA Blog

Electronic design automation blog

## FPGA Blog

Blog about field programmable gate arrays

## Archives

[Boards, Busses](#) (636)  
[BSP](#) (37)  
[Chassis](#) (38)  
[Components](#) (1146)  
[Database](#) (8)  
[Design Flow](#) (21)  
[Design Services](#) (23)  
[DSPs](#) (170)  
[EDA Tools](#) (1286)  
[Embedded Systems](#) (199)  
[Equipment](#) (43)  
[Events, Training](#) (638)  
[Foundry](#) (17)  
[FPGAs](#) (715)  
[IDE](#) (114)  
[Industrial](#) (310)  
[IP Cores](#) (323)  
[Microcontrollers](#) (582)  
[Models, Simulations](#) (255)  
[Networking](#) (481)  
[Other](#) (347)  
[Reference Design](#) (86)  
[Research](#) (432)  
[Robotics](#) (44)  
[RTOS](#) (363)  
[SiP](#) (22)  
[Software](#) (83)  
[Test Solution](#) (486)  
[UML](#) (68)  
[Wireless](#) (1330)

## edXact Improves Jivaro, Comanche Tools

Posted by EDA Geek News Staff in [EDA Tools](#) on Wednesday, May 28, 2008

[Nemerix Receives Single-Chip Multi-Band GNSS RF Receiver Patent](#) »

« [MAZeT Announces Naked MTI04C Programmable Sensor Signal Amplifier](#)

Backend verification specialist edXact SA announced that Jivaro, its netlist reduction tool and Comanche, its IC interconnections analysis tool, are now based on a common proprietary parasitic database. This further boosts each tool's performance and enables a seamless combination to explore, analyze or reduce huge RLCK parasitic networks.

edXact (Voiron, France) is a provider of innovative tools aiming at accelerating detailed simulations within existing semiconductor design flows, while maintaining accuracy. Version 4.2 of Jivaro and version 2.0 of Comanche will be demonstrated at the Design Automation Conference in Anaheim, California, June 9-12.

"During the past year, edXact has been improving its products offering by building a common platform, called TOTEM, which combines a proprietary mathematical data base and a large set of innovative, efficient and accurate reduction algorithms," stated Mathias Silvant, edXact President. "The simplified database greatly enhances model order reduction performance and also facilitates the implementation of future new features, like incremental netlist reduction."

Explore, analyze and reduce

Three products are now based on the new platform and database: the two flavors of edXact's flagship netlist reduction tool - Jivaro HD for mixed-signal and digital design, and Jivaro A for analog and RF design - and Comanche, their companion analysis tool. Comanche helps detecting gross errors in the design's interconnections, which are extracted as huge parasitic networks. "Comanche can be used before the netlist reduction tool. It can be used to judge if a full-flavoured simulation lasting several hours is useful by eliminating a number of recurring design problems", comments Silvant.

New products features

The comprehensive software suite for IC nanometer design helps backend physical verification teams to reduce time to market by enabling and speeding up post layout simulation of huge RLCK extracted circuits, while keeping a very high accuracy.

Jivaro 4.2: improved memory usage and simpler control  
JivaroHD is a parasitic reduction software for digital designs ; it deals with DSPF, SPEF and now Mentor's CalibreView format files. Compared to previous versions, JivaroHD 4.2 brings the following additional features:

- The ability to handle controlled sources
- The ability to change net's topologies before reduction
- Improved and simpler control of the reduction process
- An API for programmable integration into automated verification flows

Performance, memory usage and reduction rate have also been improved in order to handle very large nets (like power supply).

Jivaro A 4.2: new reduction algorithms

Jivaro A is a parasitic reduction tool dealing with Spice, HSpice, Eldo and Spectre format files. Compared to previous versions, Jivaro A 4.2:

- Can handle interconnect parasitic networks with a large number of ports
- Can now also reduce controlled sources
- Handles directly parasitic extracted views of the Cadence CDBA database

The SALSA GUI option, giving access into Jivaro A and Jivaro HD from the Cadence environment, has been improved to allow pre- and post-processing tasks.

Comanche 2.0: additional parameter calculations and a new GUI  
Comanche is an exploration and analysis tool dealing with DSPF and SPEF format files and calculating pin to pin parasitic impedance values. Gross impedance errors in turn pinpoint errors such as wrong vias that can easily be corrected before launching timely simulations. Compared to Comanche 1.0 which mainly calculated resistances, Comanche 2.0 also calculates capacitances, Elmore delays, and S/Y/Z parameters which can be output in Touchstone format. A GUI has also been added to set the options and inspect the results.

About [edXact](#)

Founded in 2004, edXact SA focuses on electronic design tools aimed at physical verification tasks. edXact's innovative model order reduction technology helps accelerate extensive backend verifications in complex IC design cycles. edXact is partnering with all major EDA vendors' interoperability programs. The company's headquarters are based in Grenoble area, France.

If you found this page useful, bookmark and share it on:

[del.icio.us](#) [digg](#) [yahoo](#) [furl](#) [reddit](#) [newsvine](#) [spurl](#) [blink](#) [simpy](#) [blogmarks](#)

[Nemerix Receives Single-Chip Multi-Band GNSS RF Receiver Patent](#) »

« [MAZeT Announces Naked MTI04C Programmable Sensor Signal Amplifier](#)

## Subscribe to EDA Geek

[Via RSS](#) (semi real-time updates)

Or by email (daily updates):



## EDA News

» [OSCI Announces Symposium on Electronic System-Level Design with SystemC](#)  
 » [Avnet Debuts EXP High Performance SerDes Module for FPGA Applications](#)  
 » [Nemerix Receives Single-Chip Multi-Band GNSS RF Receiver Patent](#)  
 » [edXact Improves Jivaro, Comanche Tools](#)  
 » [MAZeT Announces Naked MTI04C Programmable Sensor Signal Amplifier](#)  
 » [Emerson Network Power Rolls Out 600 WATT MTC600 MicroTCA Power Modules](#)  
 » [Ramtron FM24CL64 Serial F-RAM Memory Meets AEC-Q100 Automotive Standard](#)  
 » [TI Announces 5 Experimenter, Application Specific Development Kits](#)  
 » [Texas Instruments Joins EnOcean Alliance](#)  
 » [STMicroelectronics Expands STM32 MCU Family with 28 New Devices](#)  
 » [Synopsys Releases VMM Methodology for SystemVerilog to Open Source](#)  
 » [Verify Comments on Open Source Release of Synopsys VMM Methodology](#)  
 » [pls Announces ARM9 Linux Support Option for Universal Debug Engine](#)  
 » [Real Intent to Demonstrate EnVision Verification Software at DAC](#)  
 » [NI TestStand 4.1 Test Management Software Supports Multicore Processor](#)  
 » [Fairchild Develops Power Supply Reference Design for 400W Ecodesign](#)  
 » [QCP-IP Releases Part 2 of Network on Chip Benchmarking Specification](#)  
 » [Timesys Offers LinuxLink Support for Atmel AT91SAM9G20 Microprocessor](#)  
 » [Duolog Offers OCP-Conductor Transaction Analysis Tool to OCP-IP Members](#)  
 » [Cellular Modem Industry to Exceed 200 Million Units by 2013](#)  
 » [MathStar Shuts Down Chip Development, Systems Level Businesses](#)  
 » [QCP-IP Announces Early June Release of OCP 2.2 Revision A](#)  
 » [IPL Alliance to Host Luncheon Workshop at Design Automation Conference](#)  
 » [Verigy, Cadence Host Seminars for Improving Yield](#)  
 » [XJTAG Introduces 3U PXI Boundary Scan Module](#)  
 » [TEAC Selects eSQL PrFILE2 Middleware for TASCAM Solid State Recorders](#)  
 » [NI Measurement Studio 8.5 Supports Microsoft Visual Studio 2008](#)  
 » [SonicStudio 4.8 SoC Development Tool Features JEDA OCPchecker](#)  
 » [GE Fanuc to Present Harbor Surveillance Paper at UDT Europe 2008](#)  
 » [Real-Time Innovations Targets Unmanned Autonomous Vehicles](#)

## Embedded Consultants

Our Embedded Software Services help reduce time, costs, and risk.  
www.embedded-access.com

## ASIC - FPGA design

Complete design services for ASIC or FPGA implementation  
www.barco.com/designservices

## Flowchart from C/C++ code

Visual browser, Cross reference For the new member of software team  
www.sgvsarc.com

## Embedded Systems

Ultra Low Voltage · Fanless Design AMD Geode GX1 300Mhz CPU ab 369,-€  
www.PremierComputer.de

**Possibly of Interest**

- [EDXACT Rolls Out JIVARO HD 4.0, COMANCHE 1.1](#)
- [e2v Selects EdXact's Jivaro Netlist Reduction Tool](#)
- [e2v Selects EdXact's Jivaro Netlist Reduction Tool](#)
- [edXact Appoints EDA Sales, WIN Technology as Distributors](#)
- [Concept Engineering Unveils Detailed Standard Parasitic Format Interface](#)

 

- Web  edageek.com  
 www.embeddedstar.com  edablog.com

**EDA Geek Newsletter**

Don't have time to visit EDA Geek everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:

 

If you are familiar with RSS feeds, you can also sign up for our free [news feed](#). Our RSS feed is updated in real-time while our newsletter is updated daily.

Add to:

[Google](#) [Yahoo](#) [Technorati](#) [NewsGator](#) [Bloglines](#) [Rojo](#) [Netvibes](#) [Pageflakes](#)

Copyright © 2006-2008 Online Destiny Ltd. : Top : Home : News Feed : Embedded Star : FPGA Blog : EDA Blog : iZachy : Dad Blog  
EDA Geek is a trademark of Online Destiny Ltd. All other trademarks are the property of their respective owners.